Pre:Silicon Validation Graduate Intern Job - (folsom, california)
Description This is an opportunity to join the PCH HW development team as a college (graduate) intern.
This team is responsible for developing all Platform Controller Hubs for mobile and desktop platforms.
In this position, you will be responsible as part of a team that is responsible for ASIC implementation, with particular focus on front:
end design and verification (System Verilog:
li/:
verification language, Java:
li/:
and/or Perl programming languages, VCS:
li/:
simulator) Qualifications You must hold a Bachelor of Science degree in Electrical Engineering, Computer Engineering, or Computer Science and be enrolled in, or plan to attend graduate school.
Additional qualifications include:
:
Academic experience with one or more of the following areas is required:
RTL coding (with HDL and/or SystemVerilog:
li/:
), logic simulation, RTL synthesis, timing analysis, and familiarity with programming languages :
Strong problem solving skills :
Knowledge of PC architecture would be an added advantage :
Experience with verification methodologies (AVM/OVM/UVM) a big plus Job Category:
Engineering Full/Part Time:
Full Time Job Type:
Student/Intern Regular/Temporary:
Temporary Posting Date:
Nov 11, 2013 Apply Before :
Ongoing Business Group Employees in the Intel Architecture Group (IAG) deliver innovative platforms across computing and communication segments including data centers, mobile and desktop personal computers, handhelds, embedded devices and consumer electronics.
Intels industry leading technology is used to create integrated hardware and software solutions such as processors, chipsets, communication radios, graphics processors, motherboards, and networking components that deliver capabilities from security and manageability to computing performance and energy efficiency.
IAG employees are at the forefront of enabling a new era of computing that is more integrated into all aspects of our daily lives.
Source:
http:
//www.
tiptopjob.
com/jobs/28795123_job.
asp?source=trovit.
Estimated Salary: $20 to $28 per hour based on qualifications.
This team is responsible for developing all Platform Controller Hubs for mobile and desktop platforms.
In this position, you will be responsible as part of a team that is responsible for ASIC implementation, with particular focus on front:
end design and verification (System Verilog:
li/:
verification language, Java:
li/:
and/or Perl programming languages, VCS:
li/:
simulator) Qualifications You must hold a Bachelor of Science degree in Electrical Engineering, Computer Engineering, or Computer Science and be enrolled in, or plan to attend graduate school.
Additional qualifications include:
:
Academic experience with one or more of the following areas is required:
RTL coding (with HDL and/or SystemVerilog:
li/:
), logic simulation, RTL synthesis, timing analysis, and familiarity with programming languages :
Strong problem solving skills :
Knowledge of PC architecture would be an added advantage :
Experience with verification methodologies (AVM/OVM/UVM) a big plus Job Category:
Engineering Full/Part Time:
Full Time Job Type:
Student/Intern Regular/Temporary:
Temporary Posting Date:
Nov 11, 2013 Apply Before :
Ongoing Business Group Employees in the Intel Architecture Group (IAG) deliver innovative platforms across computing and communication segments including data centers, mobile and desktop personal computers, handhelds, embedded devices and consumer electronics.
Intels industry leading technology is used to create integrated hardware and software solutions such as processors, chipsets, communication radios, graphics processors, motherboards, and networking components that deliver capabilities from security and manageability to computing performance and energy efficiency.
IAG employees are at the forefront of enabling a new era of computing that is more integrated into all aspects of our daily lives.
Source:
http:
//www.
tiptopjob.
com/jobs/28795123_job.
asp?source=trovit.
Estimated Salary: $20 to $28 per hour based on qualifications.
|
|
 | |
